国产无限制自拍-国产五级片-国产五区-国产五月-美女啪啪91-美女啪啪国产

Your Position: Home > Support > Service Center

Microsoft joined a new generation of DRAM groups of HMCC reason

2012/8/16??????view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

主站蜘蛛池模板: 久久久久久久97| 久久99精品久久久久久野外 | 天天精品在线| 香港三级日本三级韩国三级韩| 亚洲欧洲一区二区三区在线| 最近免费中文字幕完整5| 99精品视频在线观看| 波多野结衣一区| 极品美女一区二区三区视频| 欧美亚洲国产日韩一区二区三区| 三级国产短视频在线观看| 一级a级毛片| 国产精品岛国久久久久| 免费动漫在线观看| 色噜噜狠狠色综合欧洲| 中文字幕网在线| 黄色a一级| 日本成人在线看| 亚洲女bbwxxxx另类| 久久99精品一久久久久久| 夜夜摸夜夜操| 免费观看色视频| free chinese国产| 老湿机69福利| 性戏达人| 就要爱综合| 亚洲天堂三区| 国精产品一二二区视频| 日本 国产 欧美| 国产黄色在线视频| 亚洲精品中文字幕乱码三区| 久久99国产精品久久99果冻传媒| 在线看黄网站| 久久久久久久久一次| 4虎最新| 久久久久国产精品免费免费| 色五月情| 久久亚洲国产最新网站| 插的好爽视频| 日本视频免费高清一本18| 91精品导航|